Project 01
Pipelined Processor on FPGA
Implemented a minimal pipelined processor architecture on FPGA, covering datapath construction, control logic, simulation, synthesis, and bitstream generation.
The hard part was not the HDL syntax. It was tracing timing, control hazards, and the relationship between intent and real hardware behavior.